

# Flip-Chip Bonded Micro-Thermoelectric Coolers for on-chip Thermal Management of Integrated Photonic Devices

Rajvinder Kaur, Amit Tanwar, Peter O'Brien and Kafil M. Razeeb\*

*Tyndall National Institute, University College Cork, Lee Maltings, Dyke Parade, Cork T12 R5CP, Ireland*

\*Corresponding author's E-mail address: [kafil.mahmood@tyndall.ie](mailto:kafil.mahmood@tyndall.ie)

## Abstract

Thermal management is a key challenge in high-density photonic integrated circuits, where local hotspots destabilize the wavelength of the photonic device and degrade overall performance. Unlike conventional cooling strategies, micro-thermoelectric coolers (micro-TECs) offer a compact, solid-state, CMOS-compatible solution for localized, on-chip cooling and precise thermal management. In this work, micro-TEC devices are fabricated on Si/SiO<sub>2</sub> substrate using electrodeposited n-type Bi<sub>2</sub>Te<sub>3</sub> and p-type CuSbTe thermoelectric materials. The 4.4 × 4.4 mm<sup>2</sup>-sized devices comprise n- and p-type thermoelectric leg-pairs with a 150 × 150 μm<sup>2</sup> cross-sectional area and 13 μm height, which are electrically connected by top and bottom Au interconnects via a flip-chip bonding approach. The fabricated devices achieve net cooling of ~1.2 K at 100 mA and 0.71 K at 75 mA at room temperature. Results indicate that high electrical contact resistance at the bonding interfaces limits the cooling performance. Further, COMSOL simulations predict a net cooling of 6.18 K when the leg height is increased to 60 μm and the contact resistivity is reduced to 10<sup>-11</sup> Ω.m<sup>2</sup>. This study provides quantitative design guidelines for micro-TEC interfaces and geometry and demonstrates the feasibility of direct micro-TEC integration onto silicon platforms for on-chip thermal management of photonic components.

Keywords: Micro-thermoelectric cooler, Electrodeposition, Thin film, Flip-chip bonding

## Introduction

The growing demand for miniaturized and highly integrated next-generation optoelectronic devices within photonic integrated circuits (PICs) is driving significant advancements in telecommunications technologies. However, it also introduces major challenges and thermal management is one of them [1]. As photonic and electronic device dimensions become smaller, they generate extreme heat flux at the chip and packaging level, which can degrade performance and long-term reliability. This issue is particularly pronounced in temperature-sensitive photonic components such as lasers, semiconductor optical amplifiers (SOAs), and micro-ring resonators, which operate within strict thermal tolerances and are highly susceptible to temperature

fluctuations. These fluctuations can induce wavelength drift and lead to temperature-induced signal degradation [2]. Consequently, localized on-chip thermal control has become crucial to ensure the stable and efficient operation of advanced integrated photonic systems [3, 4].

Traditional cooling strategies, including fans, liquid cooling, and spray cooling, have been widely employed [5-7], but they are impractical for miniaturized and integrated systems. They often create noise and vibration, add system complexity, or require bulky mechanical supporting arrangements. In contrast, thermoelectric cooling, due to its solid-state nature, absence of moving parts, and noise-free operation, offers an efficient thermal management solution for electronic and photonic components [3, 8-10]. A typical thermoelectric cooler (TEC) consists of p-type and n-type thermoelectric materials connected electrically in series and thermally in parallel. When a direct current passes through the TEC, heat is absorbed at one junction and released at the other, a phenomenon known as the Peltier effect, which allows cooling or heating on either side [10]. However, the relatively large size of macro-TECs poses a significant limitation when it comes to direct integration with microscale devices. Recent research has focused on developing miniaturized TECs that can address localized hotspots and offer precise on-chip thermal control [11, 12].

Thin film-based micro-TECs are promising for precise thermal management in modern high-density integrated photonic systems due to their compact size and compatibility with CMOS fabrication processes [13, 14]. Their direct integration with photonic devices enables fast thermal response and stabilizes the operating wavelength of lasers [15], thereby mitigating thermally induced drift and maintaining performance and reliability [1, 14]. They open up new possibilities for photonic integrated circuits capable of handling high heat fluxes, up to several hundreds of  $\text{W.cm}^{-2}$  [16, 17]. Beyond photonics, such micro-TECs also hold promise for hotspot mitigation in advanced microelectronics, high-performance computing, and for providing temperature control in biomedical devices and aerospace applications [18-20].

Various deposition techniques such as sputtering [21], MOCVD [22], co-evaporation [23], and electrodeposition [24] have been employed for fabricating thin-film-based micro-TECs with cross-plane or vertical structures. Among these, electrodeposition stands out for its low cost, compatibility with standard semiconductor manufacturing, and ability to produce thick thermoelectric legs [25]. Several groups have reported electrodeposited micro-TECs on silicon substrates, achieving temperature drops of a few Kelvins [26-28].

However, most reported micro-TECs adopt bridge-like structures, which can limit their ability to provide localized cooling of photonic components on the same substrate at the package level. Flip-chip bonding has therefore been explored to form vertical micro-TEC structures [29]. This approach enables the compact and robust integration of  $\pi$ -shaped leg-pairs of coolers directly over localized hot spots, providing an efficient way of on-chip thermal management. Despite its potential, there are limited studies on the fabrication of the electrodeposited micro-thermoelectric device with flip-chip bonding [30, 31]. Moreover, while these studies highlight the formation of high contact resistance at metal-thermoelectric material interfaces during flip-chip

integration, its effect on cooling performance has not been fully explored. However, Bottner et al. reported a co-sputtered micro-cooler where low contact resistance improved net cooling at room temperature [32]. These findings indicate that high cooling performance in micro-TECs can be achieved through careful optimization of contact resistance and device architecture.

In this work, we demonstrate flip-chip bonded micro-TEC devices on the Si/SiO<sub>2</sub> substrate, comprising electrodeposited n-type Bi<sub>2</sub>Te<sub>3</sub> and p-type CuSbTe thermoelectric legs in the vertical  $\pi$ -shaped structure. The legs with a cross-sectional area of 150 × 150  $\mu\text{m}^2$  are interconnected with Au via Au/In/Au thermo-compression bonding. Systematic measurements are carried out to examine the influence of bonding force on internal resistance and cooling performance. By addressing the critical bottleneck of contact resistivity and providing validated design guidelines for geometry optimization, this work outlines a practical pathway towards enhanced cooling performance for the micro-TEC devices.

## Experimental procedures

### 1. Electrodeposition of thermoelectric materials:


Bi<sub>2</sub>Te<sub>3</sub> and CuSbTe are used as n- and p-type thermoelectric (TE) thin film materials, respectively, developed by the electrodeposition method [33]. N-type Bi<sub>2</sub>Te<sub>3</sub> electrolyte bath consists of 1 M HNO<sub>3</sub> acid (ACS reagent, 70%), 15 mM Te powder (99.8% trace metals basis) and 10 mM Bi(NO<sub>3</sub>)<sub>3</sub>·5H<sub>2</sub>O (ACS reagent, ≥98.0%). First, the Te powder is dissolved in a 1 M HNO<sub>3</sub> solution at 45 °C under constant stirring. Once Te is dissolved, Bi(NO<sub>3</sub>)<sub>3</sub>·5H<sub>2</sub>O is added to the solution, followed by the addition of deionized (DI) water to reach the final volume of the electrolyte. P-type CuSbTe electrolyte bath is prepared using 1 M HNO<sub>3</sub>, 3.6 mM TeO<sub>2</sub> (≥99%), 2.4 mM Sb<sub>2</sub>O<sub>3</sub> (ReagentPlus®, 99%), 50 mM tartaric acid (ACS reagent, ≥99.5%) and 1.0 mM CuSO<sub>4</sub>·5H<sub>2</sub>O (ACS reagent, ≥98.0%). First, TeO<sub>2</sub> is dissolved in 1 M HNO<sub>3</sub> acid at 45 °C while stirring. The second solution is prepared by dissolving Sb<sub>2</sub>O<sub>3</sub> in tartaric acid at 60 °C under stirring. After their complete dissolution, these two solutions are mixed together, and subsequently, CuSO<sub>4</sub>·5H<sub>2</sub>O is added. Finally, DI water is added to achieve the final volume of the bath. The TE electrodepositions are performed in a three-electrode configuration using a CHI660C potentiostat at room temperature. Platinized Ti mesh is used as the counter electrode and Ag/AgCl as the reference electrode. The working electrode is prepared on the silicon (Si) substrate with a 1  $\mu\text{m}$  thick thermally grown SiO<sub>2</sub>, followed by the evaporation of a 20 nm of Ti and a 200 nm of Au layer. The substrate is cleaned with acetone, IPA, and DI water before and after each electrodeposition. Both Bi<sub>2</sub>Te<sub>3</sub> and CuSbTe films are annealed at 150 °C for 1 hr under an N<sub>2</sub> atmosphere.

### 2. Device fabrication process:

The micro-TEC device fabrication process combines several electrodeposition and photolithography steps. In our previous work, the geometrical optimization of the height and cross-sectional area of the TE materials as legs was investigated using finite element analysis, which also included the metal interconnect thickness and other parameters [34]. Based on these

COMSOL simulation findings, the photolithographic masks are designed for a  $4.4 \times 4.4 \text{ mm}^2$ -sized micro-TEC device with a cross-sectional area of  $150 \times 150 \text{ }\mu\text{m}^2$  for both n-type and p-type TE legs. The device process flow is illustrated in Figure 1, comprising 7 photolithography masks. This process involves the flip-chip bonding of the two substrates, where one substrate contains bottom metal interconnects and TE legs, while the other provides the top metal interconnects. After flip-chip bonding, the p- and n-type TE legs are connected electrically in series to form the  $\pi$ -shaped daisy chain of TE leg-pairs.

All electrodepositions during device fabrication are performed in a 1-liter beaker at room temperature on the 4-inch Si/SiO<sub>2</sub> wafer. The wafer is evaporated with 20/200 nm of Ti/Au, serving as a seed layer for the electrodeposition process, as shown in Figure 1(a). The SUSS MA6 mask aligner is used for photolithography steps. The wafer is coated with AZ-10XT photoresist (PR) and baked at 110 °C for 2 min. After the exposure, the PR pattern is attained to define the bottom Au interconnects (Figure 1(b)) with AZ 400K developer. Au electrodeposition is carried out using a commercial Au bath (NB SemiplaTe Au 100, MicroChemicals) at a constant current density of  $1.5 \text{ mA cm}^{-2}$  with a platinized Ti mesh counter electrode. After achieving an optimum thickness of Au, the PR is removed in acetone, as shown in Figure 1(c). For the n-type Bi<sub>2</sub>Te<sub>3</sub> TE legs, the lithography process is carried out using a 25  $\mu\text{m}$  thick AZ-40XT photoresist, which is coated and soft-baked at 125 °C for 7 min. The desired PR pattern is exposed, then baked at 105 °C for 2 min and developed using the MF-26A developer as shown in Figure 1(d). The PR is removed once the Bi<sub>2</sub>Te<sub>3</sub> is electrodeposited on the patterned area (Figure 1(e)). Similarly, in the next lithography step, patterning of PR AZ-40XT (Figure 1(f)) is performed for the electrodeposition of p-type CuSbTe TE legs. After that, the photoresist is removed in acetone. Figure 1(g) illustrates the vertically grown Bi<sub>2</sub>Te<sub>3</sub> and CuSbTe legs.



**Figure 1.** Process flow schematic for the fabrication of micro-TEC device: (a) evaporation of Ti/Au seed layer on wafer-1, (b, c) photoresist (PR) pattern and electrodeposition of bottom Au interconnects, (d, e) PR patterning and electrodeposition of n-type  $\text{Bi}_2\text{Te}_3$  TE legs, (f, g) PR patterning and electrodeposition of p-type  $\text{CuSbTe}$  TE legs, (h, i) PR patterning and electrodeposition of Au bonding layer onto n- and p-legs, (j) etching of Ti/Au seed layer on wafer-1, (k) evaporation of Ti/Au seed layer on wafer-2, (l, m) PR patterning and electrodeposition of top Au interconnects, (n, o) PR pattern and electrodeposition of In bonding material, (p) etching of Ti/Au seed layer on wafer-2, (q) final device after flip-chip bonding of bottom and top dies, and (r) schematic of side-view of single leg-pair.

In the next step, a layer of Au is electrodeposited onto both n- and p-legs to serve as a bonding layer in the flip-chip bonding process. This is achieved by using an additional mask to open the target area for Au deposition, as shown in Figures 1(h, i). Finally, one more lithographic step is performed to etch the seed layer of wafer-1. The Au seed layer is then etched using a  $\text{KI}/\text{I}_2$  solution, followed by the etching of 20 nm of Ti in an HF-based solution (Figure 1(j)).

For the top metal interconnects, the second wafer is fabricated separately. The first three steps (Figures 1(k, l and m)) are similar to Figure 1(a, b and c). First, the Ti/Au seed is evaporated,

followed by the deposition of a thick Au layer after patterning the AZ-10XT photoresist. In the next step, the target area is opened to deposit the bonding material Indium (In), as shown in Figure 1(n), using AZ-10XT photoresist and AZ 400K developer. A commercial indium sulfamate plating bath (Indium Corp.) is used for the electrodeposition of In using an In sheet as the counter electrode. A constant current density of  $16 \text{ mA cm}^{-2}$  is used to electrodeposit the In layer, and then PR is removed in acetone, as shown in Figure 1(o). Afterwards, one last lithography step is performed to etch the Ti/Au seed layer. Figure 1(p) shows wafer-2 after the seed layer etch.

For the flip-chip bonding process, both wafers are diced into individual device dies. The die-to-die attachment is performed using a FineTech flip-chip bonder, with Au/In/Au bonding, as shown in Figure 1(q). It allows TE legs to form a daisy chain of  $\pi$ -shaped leg-pairs. Figure 1(r) represents the side-view of a single TE leg-pair.

### 3. Thin film materials and device characterizations:


The morphology of the electrodeposited materials is investigated using a scanning electron microscope (SEM) (Quanta FEG 450) at an accelerating voltage of 20 kV, and their chemical composition is analyzed using an energy-dispersive X-ray spectrometer (EDX) attached to the SEM. XRD patterns of thin films are attained using a PANalytical X'pert Pro with Cu K $\alpha$  radiation ( $\lambda=1.54 \text{ \AA}$ ). The thickness of the materials is measured by a KLA Tencor P-17 stylus profilometer. The Seebeck coefficients of the n-type Bi<sub>2</sub>Te<sub>3</sub> and p-type CuSbTe films are measured in the in-plane direction using a laboratory-built system [35]. The electrical conductivity is measured and calculated using the four-point probe method. An infrared camera (FLIR X6540sc) is used to capture surface temperatures to test the device's cooling performance.

## Results and discussion

### 1. Thermoelectric characterization of thin films:

The cyclic voltammetry (CV) is carried out to investigate the reduction potential of Bi<sub>2</sub>Te<sub>3</sub> and CuSbTe electrolytes. A standard gold electrode of radius 1 mm is used as the working electrode for the CV study at a scan rate of  $10 \text{ mVs}^{-1}$ . The CVs of both electrolytes are shown in Figure S1 of the Supplementary Information. According to the CV in Figure S1(a), a reduction peak at -103 mV and an oxidation peak at +450 mV are observed for Bi<sub>2</sub>Te<sub>3</sub>. For CuSbTe, the CV in Figure S1(b) displays a reduction peak at around -100 mV and three oxidation peaks at +195 mV, +470 mV and +570 mV. Based on these CV studies, a constant-potential of -85 mV and -115 mV is considered for the co-deposition of Bi<sub>2</sub>Te<sub>3</sub> and CuSbTe films, respectively. The SEM images of electrodeposited n-type Bi<sub>2</sub>Te<sub>3</sub> and p-type CuSbTe thermoelectric films after annealing are shown in Figure 2. High magnification image of Figure 2(a) inset shows a wire-like morphology of the Bi<sub>2</sub>Te<sub>3</sub> film with a dense profile. The SEM images in Figure 2(b) and inset display a smooth and dense structure of the CuSbTe film. The EDX spectra for both films are shown in Figure S2 of the Supplementary Information. According to the EDX analysis, the atomic weight percentages (at%) of Bi and Te are 36.65% and 63.35%, respectively, indicating a near-stoichiometric composition of Bi<sub>2</sub>Te<sub>3</sub> film [36]. On the other hand, the EDX analysis of the p-type CuSbTe film yields at% values

of 15.16% for Cu, 28.61% for Sb, and 56.23% for Te, indicating their co-deposition [33]. Both electrodeposited films are found to be in a crystalline nature, as analyzed by XRD. The XRD pattern of  $\text{Bi}_2\text{Te}_3$  in Figure 2(c) displays the main diffraction peaks at  $23.56^\circ$ ,  $27.74^\circ$ ,  $41.18^\circ$ , and  $50.40^\circ$  for the (1 0 1), (0 1 5), (1 1 0), and (2 0 5) planes, respectively. The peaks match well with the  $\text{Bi}_2\text{Te}_3$  rhombohedral phase (JCPDS#08-0027). It reveals that the crystalline structure is highly oriented in the direction of the (1 1 0) plane [35]. In the case of  $\text{CuSbTe}$ , the XRD diffraction peaks (Figure 2(d)) are visible at  $17.38^\circ$ ,  $28.33^\circ$ ,  $42.62^\circ$ , and  $52^\circ$ , corresponding to (0 0 6), (0 1 5), (1 1 0), and (2 0 5) planes. The peaks are indexed to the standard rhombohedral crystal structure of  $\text{Sb}_2\text{Te}_3$ , with the  $R\bar{3}m$  space group (JCPDS#01-072-1990). The diffraction peak at around  $38^\circ$  corresponds to the Au seed layer in both films.



**Figure 2.** SEM images of the electrodeposited and annealed (a)  $\text{Bi}_2\text{Te}_3$ , (b)  $\text{CuSbTe}$  films, XRD pattern of (c)  $\text{Bi}_2\text{Te}_3$ , and (d)  $\text{CuSbTe}$  films.


The thermoelectric properties of both n- and p-type materials are measured at near room temperature. The  $\text{Bi}_2\text{Te}_3$  and  $\text{CuSbTe}$  TE films exhibit Seebeck coefficients ( $S$ ) of  $-50.6 \mu\text{VK}^{-1}$  and  $29.8 \mu\text{VK}^{-1}$ , respectively, while their electrical conductivities ( $\sigma$ ) are  $4.9 \times 10^4$  and  $9.5 \times 10^4 \text{ Sm}^{-1}$ , respectively. The power factor is derived from the  $S^2\sigma$  relation, yielding values of 126 and 84

$\mu\text{Wm}^{-1}\text{K}^{-2}$  for n- and p-type materials. While the n-type  $\text{Bi}_2\text{Te}_3$  material's performance is reasonable, the CuSbTe power factor is modest as compared to other electrodeposited p-type options, which are compatible with CMOS fabrication processes, as shown in Table S1 of the Supplementary Information. It indicates the requirement of further enhancing the thermoelectric properties of CuSbTe.

## 2. Micro-TEC device fabrication:


The device fabrication process follows the steps outlined in Figure 1. As discussed earlier, the Si/SiO<sub>2</sub> substrate with an evaporated 20/200 nm Ti/Au seed layer is used for wafer-1. The electrodeposited bottom Au interconnects, with a thickness of around 3  $\mu\text{m}$ , along with their contact pads for electrical connection, are grown. This results in a bottom die size of  $4.4 \times 4.4 \text{ mm}^2$ , as shown in the SEM image in Figure 3(a). With the next two lithographic steps, a  $150 \times 150 \mu\text{m}^2$  area is exposed and developed for the sequential deposition of  $\text{Bi}_2\text{Te}_3$  and CuSbTe. Before TE leg electrodepositions, the substrate is cleaned with oxygen plasma to remove any remaining photoresist residue and to provide better adhesion of TE materials. The grown TE legs are shown in Figure 3(b). It can be seen that the profile of both electrodeposited legs is not equal in height. This is due to the different growth rates of  $\text{Bi}_2\text{Te}_3$  and CuSbTe. Not only that, the profile is not uniform across both legs, and the height is lower in the center compared to the edges and corners, as evident from the SEM images in Figure S3 of the Supplementary Information. This occurs due to edge effects during the electrodeposition process, where the current density is higher at the edges than in the center, resulting in rapid growth of the pillars at the edges [28]. Therefore, the wafer has undergone a chemical mechanical polishing (CMP) process to planarize both the TE legs. Before CMP, the wafer is coated with AZ-40XT photoresist to protect the TE legs during the CMP process, which is then removed after the CMP. Figure 3(c) shows the smooth and equal height of  $\text{Bi}_2\text{Te}_3$  and CuSbTe, which is around 13  $\mu\text{m}$ . Before processing the wafer for the next step, it is annealed at 150 °C for 1 hr in the N<sub>2</sub> atmosphere with a temperature ramp rate of 5 °C per min. Then the wafer is cooled down naturally. A 1  $\mu\text{m}$  thick Au layer is then electrodeposited onto the TE legs, as shown in Figure 3(d), to form the flip-chip Au/In/Au bond in the last step.






**Figure 3.** SEM images of (a) electrodeposited Au bottom interconnects and connection pads, (b) electrodeposition of n- and p-type thermoelectric legs, (c) planarized legs after the CMP process, and (d) electrodeposited Au layer on both TE legs, and the inset is a magnified view of a single leg.

The top interconnect for Au/In/Au bonding of the micro-TEC device is fabricated on wafer-2. First, 3  $\mu\text{m}$  thick Au interconnects are electrodeposited, followed by the electrodeposition of In as the bonding material. A thickness of  $3 \pm 1$   $\mu\text{m}$  is achieved for the In electrodeposition. Immediately after that, a thin Au layer of about 50 nm thickness is electrodeposited to prevent the oxidation of In. Figure 4 represents the SEM image of electrodeposited Au and In layers on wafer-2.




**Figure 4.** (a) Au electrodeposition for top interconnects, and (b, c) electrodeposition of In bonding material on top Au interconnects.

Both wafers are diced into individual dies before the flip-chip bonding. The area of the top chip is  $2.65 \times 2.65 \text{ mm}^2$ , which is smaller than the area of the bottom chip ( $4.4 \times 4.4 \text{ mm}^2$ ). During the thermo-compression bonding process, a bonding force of 2.5 N is applied for 120 sec. The bonding occurs at a temperature of 220 °C under a nitrogen ( $\text{N}_2$ ) flow to prevent oxidation of the In bonding material. Figure 5(a) shows the final micro-TEC device after the flip-chip bonding. The X-ray image is taken to visualize the electrical connection beneath the substrate and identify any overflow of In, which is not visible, as shown in Figure 5(b). The fabricated device consists of a total of 18 leg-pairs made of n- and p-type TE materials. Since each leg-pair is connected electrically in series, the connection pads are designed to allow testing of several single leg-pairs, individual 6 rows, and the full device using the corresponding connection pads, as needed.



**Figure 5.** (a) Optical image, and (b) X-ray image of the flip-chip bonded device.

To observe the bonding interfaces, a flip-chip bonded micro-TEC is vertically mounted in a polymer as shown in Figure S4 of the Supplementary Information. The sample is polished for cross-sectional imaging. Figure 6 shows a cross-sectional SEM image of a  $\pi$ -shaped TE leg-pair connected with top and bottom Au interconnects. The inset image is finely polished, highlighting the appearance of a few voids at the Au/In/Au bonding interface formed during the thermo-compression bonding process. These voids are consistent with the Au-In solid-liquid interdiffusion bonding phenomenon. As intermetallic phases ( $\text{AuIn}_2/\text{AuIn}$ ) form and grow during bonding, uneven merging of the reacting interfaces can leave some voids or gaps [37]. Also, native oxidation on the In bonding material, prior to bonding, can reduce wettability and further promote interfacial voids [38]. The presence of such interfacial voids affects the devices' contact resistance, and thus their performance, which is discussed in the next section.




**Figure 6.** Cross-sectional SEM image of a thermoelectric leg-pair in the flip-chip bonded micro-TEC, and the inset is a magnified view of the Au/In/Au bonding interface of one TE leg.

### 3. Device characterization:

#### 3.1. Experimental results

To evaluate the thermoelectric cooling performance of the flip-chip bonded device, it is wire-bonded after mounting on a designed PCB board (size:  $36.2 \times 36.2 \text{ mm}^2$ ), as shown in Figure 7(a). The connecting wires are soldered to supply the current to the micro-TEC device from a DC Power analyzer (Agilent Technologies N6705B). Since the silicon substrate is transparent in the FLIR camera's spectral range ( $1.5\text{-}5.5 \text{ }\mu\text{m}$ ), black carbon markers are placed on the devices' top and bottom surfaces to provide reliable spatial referencing during infrared thermography. Figure 7(b) shows the connected device placed under the FLIR camera to observe the temperature profile, with the inset showing the carbon markers in place. The entire measurement setup is illustrated in Figure S5 of the Supplementary Information.






**Figure 7.** (a) Wire-bonding of a flip-chip bonded device on a PCB board, and (b) device placed under the FLIR camera.

The cooling performance is characterized under zero external heat load at room temperature when a range of currents is applied through the connected wires. Here, the net cooling ( $\Delta T$ ) is defined as the average temperature difference between the bottom and top surfaces of the device, as shown schematically in Figure 8(a). During device testing, the hot side is exposed to ambient air, and no additional heat sink is used. Out of a total of 18 TE leg-pairs, only 16 leg-pairs are functioning in this fabricated device, and the device is named Device\_1. A second device, i.e., Device\_2, is fabricated following the same fabrication process as outlined in Figure 1, but with a higher bonding force of 3.5 N applied during the flip-chip bonding step. Device\_2 has 12 working leg-pairs. The measured  $\Delta T$  at different applied currents for both devices is shown in Figure 8(b), represented by solid lines. In both cases, the measured  $\Delta T$  initially increases with current and then decreases as the current is further applied. This behavior is attributed to Joule heating, which becomes significant at higher currents and offsets the Peltier cooling effect, thereby decreasing the  $\Delta T$  [34]. A maximum  $\Delta T$  of 1.2 K is achieved at 100 mA for Device\_1 and 0.71 K at 75 mA for Device\_2. Figure S6 of the Supplementary Information shows the thermal profile of Device\_2 with an applied current of 20 mA. Interestingly, Device\_2 is showing lower  $\Delta T$  values than Device\_1. The electrical characterization reveals that 16 working leg-pairs of Device\_1 give an internal resistance of around 2.06  $\Omega$  (average per leg-pair = 0.13  $\Omega$ ), whereas it is measured to be 0.22  $\Omega$  for a single leg-pair in Device\_2. Given that both devices have been fabricated using the same TE materials, geometry, and leg dimensions, the calculated electrical resistance of a single leg-pair (based on the material's properties) is around 0.07  $\Omega$ . It is therefore inferred that

the remaining resistance arises from contact resistance at the interfaces between the metal interconnects and the TE legs. Based on these values, the contact resistance is estimated to be around 0.06  $\Omega$  per leg-pair in Device\_1 and 0.15  $\Omega$  in Device\_2, which is nearly 3 times higher than that of Device\_1. Table 1 presents a summary of the results of the two fabricated devices. We hypothesize that this elevated contact resistance in Device\_2 contributes to additional Joule heating, which in turn leads to the observed reduction in  $\Delta T$  compared to Device\_1 [39]. Such high contact resistivity is often a result of interfacial defects, such as the formation of native oxide, voids, and cracks, as seen in cross-sectional SEM images (Figure 6). Device\_2 is bonded with a higher bonding force, which may have introduced mechanical stress or cracking in the structure, thereby increasing the device's internal electrical resistance. These results underscore the importance of bonding environment and parameters in ensuring the robustness and performance of the micro-TECs.

**Table 1.** Summary of the obtained results of the fabricated micro-TEC devices.

	Bonding force	Working Leg-pairs (out of 18)	Measured $\Delta T$ (K)	Measured average resistance of single leg-pair ( $\Omega$ )	Calculated resistance of single leg-pair (based on materials properties & dimensions) ( $\Omega$ )	Estimated contact resistance ( $\Omega$ )
Device_1	2.5 N	16	1.2	0.13	$\sim 0.07$	$\sim 0.06$
Device_2	3.5 N	12	0.71	0.22	$\sim 0.07$	$\sim 0.15$



**Figure 8.** (a) Schematic of a flip-chip bonded device, representing the surfaces to measure the temperature, and (b)  $\Delta T$  of Device\_1 and Device\_2 on applying different currents at room temperature.

### 3.2. Simulation analysis

A thermoelectric model using COMSOL Multiphysics is developed to investigate the performance limitations of the fabricated micro-TEC devices. The three-dimensional governing equations for coupled thermal-electrical relations in steady state are given by [40, 41]:

$$\nabla(\kappa \nabla T) + \rho J^2 - TJ \cdot \left[ \left( \frac{\partial S}{\partial T} \right) \nabla T + (\nabla S)_T \right] = 0 \quad (1)$$

$$\nabla \cdot J = 0 \quad (2)$$

where,  $T$  is the absolute temperature,  $S$  is the Seebeck coefficient,  $\rho$  is the electrical resistivity, and  $\kappa$  is the thermal conductivity of the thermoelectric materials.  $J$  represents the current density vector, expressed as:

$$J = -\sigma(\nabla V + S \nabla T) \quad (3)$$

where,  $V$  is the electrostatic potential. The cooling power ( $Q_c$ ) at the cold side is described by the standard equation, which is the result of Peltier cooling counter balanced by Joule heating and Fourier heat conduction [40]:

$$Q_c = n \left[ S T_c I - \frac{1}{2} I^2 R - K \Delta T \right] \quad (4)$$

where,  $n$  is the number of TE leg-pairs,  $S$  ( $=S_p - S_n$ ) is the net Seebeck coefficient (with  $S_p$  and  $S_n$  for p- and n-type TE legs),  $T_c$  is the cold side temperature, and  $\Delta T$  is the temperature difference.  $I$  is the applied electrical current,  $R$  ( $=\rho L/A$ ) is the internal electrical resistance,  $K$  ( $=\kappa A/L$ ) is the thermal conductance of the device, where  $L$  and  $A$  are the length and cross-sectional area of the materials, respectively.

For simulations, the model uses the same footprint,  $4.4 \times 4.4 \text{ mm}^2$ , with TE legs having a cross-sectional area of  $150 \times 150 \text{ }\mu\text{m}^2$ , which is consistent with the fabricated flip-chip bonded device. Room temperature thermoelectric properties of n-type  $\text{Bi}_2\text{Te}_3$  and p-type  $\text{CuSbTe}$  measured in this work are used. The boundary conditions assume the model is thermally isolated except for the hot side of the substrate (fixed at 293 K) and the cold side. Heat loss and thermal contact resistance are neglected, and an extra fine mesh with 6512 elements is employed. Based on governing equations, the simulations indicate that the experimentally obtained  $\Delta T$  values for Device\_1 and Device\_2 are only possible when the electrical contact resistivity between the metal interconnects and the TE legs is on the order of  $10^{-10} \text{ }\Omega\cdot\text{m}^2$ . The simulated cooling curves in dotted lines in Figure 8(b) agree well with the measurements and fit the data closely, yielding  $R^2 = 0.9989$  for Device\_1 and  $R^2 = 0.9998$  for Device\_2. Residuals for both devices are provided in Figure S7 of the Supplementary Information. The residuals vs. current are centred at zero, show no visible trend, and have a small spread. These results demonstrate that the model is consistent with the measured behaviour, confirming its adequacy. However, previous studies have reported  $\Delta T$  values of 4.4 K [17] and 6 K [42] for micro-TECs with a very low contact resistivity of  $10^{-11} \text{ }\Omega\cdot\text{m}^2$ . These findings confirm that the main limiting factor in the cooling performance of

our micro-devices is higher contact resistivity at the metal-TE material interface. In addition, Table 2 summarizes a comparison of different micro-TECs with our fabricated one based on their aspect ratios (defined as thermoelectric leg height/width) and  $\Delta T$  values. Since the aspect ratio of our current devices is around 0.09, with square-shaped legs of 13  $\mu\text{m}$  height and of 150  $\mu\text{m}$  side width, we infer that the  $\Delta T$  of our device can be further improved by increasing the aspect ratio of the thermoelectric legs while simultaneously minimizing the contact resistances.


**Table 2.** Comparison of measured  $\Delta T$  of micro-thermoelectric coolers at different aspect ratios.

Ref.	Height of Leg ( $\mu\text{m}$ )	Width or Diameter of Leg ( $\mu\text{m}$ )	Aspect Ratio (height/width)	Measured $\Delta T$ (K)
[43]	4.5	40	0.11	$\sim 1.3$
[25]	20	60	0.33	2
[44]	5	30	0.17	0.7
This work	13	150	0.09	1.2 & 0.71

To explore geometrical optimization, further simulations are performed on a fully functional micro-TEC device comprising a total of 18 leg-pairs, varying the leg height from 13 to 60  $\mu\text{m}$ , with a constant cross-sectional area of  $150 \times 150 \mu\text{m}^2$ . A low electrical contact resistivity on the order of  $10^{-11} \Omega\cdot\text{m}^2$  is considered. The simulated net cooling is plotted in Figure 9(a), which shows an improvement with increasing leg height. Results indicate that  $\Delta T$  for the 13  $\mu\text{m}$  leg height is improved to 1.83 K, exceeding the measured  $\Delta T$  of 1.2 K of Device\_1, due to the one order of magnitude lower contact resistivity considered in the model. A maximum  $\Delta T$  of 6.18 K is predicated at a leg height of 60  $\mu\text{m}$  (aspect ratio 0.4), which is higher than the previously reported values for electrodeposited micro-TECs at room temperature [42]. Figure 9(b) illustrates the temperature distribution along the TE legs at a height of 60  $\mu\text{m}$ . As the leg height increases, the thermal conductance,  $K (= \kappa_p A_p / L_p + \kappa_n A_n / L_n$ ; where the indices  $p$  and  $n$  refer to p-type and n-type TE legs), decreases. It minimizes heat flow from the hot side back to the cold side and thereby improves the  $\Delta T$  [27]. At the same time, longer legs also introduce higher electrical resistance,  $R (= \rho_p L_p / A_p + \rho_n L_n / A_n)$ , leading to higher Joule heating ( $= I^2 R$ ), which offsets the device's net cooling. Hence, an optimal aspect ratio is crucial for balancing thermal conduction and electrical resistance to achieve maximum cooling performance.

A mesh sensitivity analysis is also carried out to ensure that the 3D modeling results are independent of mesh resolution and free from numerical artifacts. In this study, three mesh sizes are considered: fine, extra fine, and extremely fine with numbers of elements 2112, 6512, and 28889, respectively. The effect of mesh size on  $\Delta T$  values for leg heights ranging from 13 to 60  $\mu\text{m}$  is shown in Figure S8 of the Supplementary Information. The results show that  $\Delta T$  remains nearly unchanged across the different mesh sizes, confirming that the simulation outcomes are stable and not significantly influenced by mesh resolution. While thermal contact resistance is not considered in the main simulations, it can also influence the performance of thin film cooling

devices, though typically to a lesser extent than electrical contact resistance [45, 46]. To assess its impact, we performed additional simulations for a leg height of 60  $\mu\text{m}$ , considering literature values of thermal contact resistance at interfaces ranging from  $1 \times 10^{-10}$  to  $5 \times 10^{-5} \text{ m}^2.\text{K.W}^{-1}$  [46, 47]. As shown in Figure 9(c), simulated  $\Delta T$  is greatly unaffected when the thermal contact resistance is below  $1 \times 10^{-7} \text{ m}^2.\text{K.W}^{-1}$ , but higher values significantly reduce the net cooling. Therefore, for practical micro-TEC applications, the thermal contact resistance should be maintained below  $\sim 10^{-7} \text{ m}^2.\text{K.W}^{-1}$  to achieve high cooling performance, which is consistent with previously reported values [17].



**Figure 9.** (a) Simulated net cooling of the full device with variation of thermoelectric leg height, (b) temperature distribution at leg height of 60  $\mu\text{m}$ , and (c) simulated net cooling of 60  $\mu\text{m}$  leg height with varying the thermal contact resistance at interfaces.

#### 4. Future work:

Future development of micro-TEC will focus on two main directions: improving interface quality to minimize contact resistance and ensuring long-term device reliability.

- i. First, minimizing contact resistance at the bonding interface remains a critical challenge. Previous studies have shown that incorporating contact layers such as Ti or Co can effectively reduce the electrical contact resistance in  $\text{Bi}_2\text{Te}_3$  thin films [48, 49]. Additionally, Sn-based solder bumps have been successfully utilized in flip-chip bonding to enhance electrical performance [50]. On the other hand, as shown in Figure S3 of the Supplementary Information, constant-potential electrodeposition to grow thick thermoelectric legs can lead to increased surface roughness, which may degrade the quality of bonding contacts. Pulsed-electrodeposition has emerged as a promising approach to grow thicker (hundreds of microns), uniform, and smoother thermoelectric films [51, 52]. Furthermore, recent studies demonstrate that surfactants or additives (CTAB, SLS, etc.) can also play a key role in controlling morphology [53, 54]. Incorporating such approaches, either individually or in combination, offers a promising pathway to reduce roughness, improve bonding quality, and lower contact resistance in future device fabrication.



- ii. Second, while this study focused on room temperature performance, future work will also involve systematic reliability testing, including long-term stability and durability under varying operating temperatures. These evaluations are essential for determining the practical applicability of micro-TECs, particularly in high-density integrated photonic systems where continuous operation and thermal cycling can significantly influence device lifetime.

Overall, future efforts combining advanced fabrication strategies with reliability testing will enable the realization of fully functional micro-TEC devices with lower contact resistance, optimized aspect ratios, and robust stability for on-chip thermal management in next-generation integrated photonic systems.

## Conclusions

In this study, flip-chip bonded micro-TEC devices were fabricated on Si/SiO<sub>2</sub> using standard microfabrication techniques. Electrodeposited Bi<sub>2</sub>Te<sub>3</sub> and CuSbTe thermoelectric materials were used as n- and p-type legs, respectively, which were connected via Au/In/Au thermo-compression bonding. The 4.4 × 4.4 mm<sup>2</sup>-sized devices achieved net cooling of 1.2 K and 0.71 K at room temperature. Also, the impact of contact resistance at the bonding interfaces on cooling performance was investigated. COMSOL-based simulations indicate that increasing the thermoelectric leg height from 13 μm to 60 μm, with low contact resistivity on the order of 10<sup>-11</sup> Ω.m<sup>2</sup>, can improve the net cooling to 6.18 K. The findings suggest that flip-chip bonded micro-TECs with optimized geometry and interfaces are promising for on-chip thermal management of integrated photonic devices.

## Conflicts of interest

There are no conflicts to declare.

## Acknowledgements

This work received funding from Research Ireland and is co-funded under the European Regional Development Fund under Grant Number 12/RC/2276. This work also received funding from the European Union's Horizon Europe research and innovation programme under the grant agreement 101160642. The authors would like to thank Jun Su Lee for the flip-chip bonding, Noreen Nudds for the wire-bonding of devices, Finbarr Waldron for the device's X-ray imaging, and Kamil Gradkowski and Xiuyun He for the IR thermal measurements at the Tyndall National Institute.

## References

- [1] R. Enright, S. Lei, K. Nolan, I. Mathews, A. Shen, G. Levaufre, R. Frizzell, G.H. Duan, D. Hernon, A Vision for Thermally Integrated Photonics Systems, *Bell Labs Technical Journal*, 19 (2014) 31-45.
- [2] K. Baek, M. Kim, H.-S. Kim, J. Ahn, H. So, Advanced Optical Integration Processes for Photonic-Integrated Circuit Packaging, *Advanced Materials Technologies*, n/a (2025) e01848.
- [3] S. Kyatam, D. Mukherjee, H. Neto, J.C. Mendes, Thermal management of photonic integrated circuits: impact of holder material and epoxies, *Appl. Opt.*, 58 (2019) 6126-6135.
- [4] J. Punch, Thermal challenges in Photonic Integrated Circuits, in: 2012 13th International Thermal, Mechanical and Multi-Physics Simulation and Experiments in Microelectronics and Microsystems, 2012, pp. 1/6-6/6.
- [5] Y.M. Manaserh, M.I. Tradat, C.H. Hoang, B.G. Sammakia, A. Ortega, K. Nemati, M.J. Seymour, Degradation of Fan Performance in Cooling Electronics: Experimental Investigation and Evaluating Numerical Techniques, *International Journal of Heat and Mass Transfer*, 174 (2021) 121291.
- [6] M. Ouchi, Y. Abe, M. Fukagaya, H. Ohta, Y. Shinmoto, M. Sato, K.i. Imura, Thermal management systems for data centers with liquid cooling technique of CPU, in: 13th InterSociety Conference on Thermal and Thermomechanical Phenomena in Electronic Systems, 2012, pp. 790-798.
- [7] T. Zhang, Z. Mo, X. Xu, X. Liu, H. Chen, Z. Han, Y. Yan, Y. Jin, Advanced Study of Spray Cooling: From Theories to Applications, in: *Energies*, 2022.
- [8] K. Gradkowski, C. Eason, J.S. Lee, S. Bernabe, E. Temporiti, L. Carroll, P.O. Brien, Thermal challenges for packaging integrated photonic devices, in: 2016 6th Electronic System-Integration Technology Conference (ESTC), 2016, pp. 1-5.
- [9] A. Nozariasbmarz, R.A. Kishore, W. Li, Y. Zhang, L. Zheng, M. Sanghadasa, B. Poudel, S. Priya, Thermoelectric coolers for high-power-density 3D electronics heat management, *Applied Physics Letters*, 120 (2022) 164101.
- [10] W. Zhang, C. Dong, Y. Mao, Y. Zhong, Y. Ye, H. Gu, Z. Bu, C. Ye, C. Zhu, Performance analysis of a thermoelectric cooler based on thermal management, *Applied Thermal Engineering*, 265 (2025) 125655.
- [11] A. Tanwar, R. Kaur, S. Lal, K.M. Razeeb, Finite Element Analysis of Miniature Thermoelectric Cooler for the Thermal Management of Si-Based Photonic Integrated Circuits, *ECS Meeting Abstracts*, MA2021-02 (2021) 1395-1395.
- [12] N.S. Chauhan, T. Mori, Cooler, stronger, smaller: improving thermoelectric cooling, *National Science Review*, 12 (2025) nwae445.
- [13] Q. Zhang, K. Deng, L. Wilkens, H. Reith, K. Nielsch, Micro-thermoelectric devices, *Nature Electronics*, 5 (2022) 333-347.
- [14] Q. Liu, G. Li, H. Zhu, H. Zhao, Micro thermoelectric devices: From principles to innovative applications, *Chinese Physics B*, 31 (2022) 047204.
- [15] W. Zhang, L. Shen, Y. Yang, H. Chen, Thermal management for a micro semiconductor laser based on thermoelectric cooling, *Applied Thermal Engineering*, 90 (2015) 664-673.
- [16] C. Li, Y. Luo, W. Li, B. Yang, C. Sun, W. Ma, Z. Ma, Y. Wei, X. Li, J. Yang, The on-chip thermoelectric cooler: advances, applications and challenges, *Chip*, 3 (2024) 100096.
- [17] S. Corbett, D. Gautam, S. Lal, K. Yu, N. Balla, G. Cunningham, K.M. Razeeb, R. Enright, D. McCloskey, Electrodeposited Thin-Film Micro-Thermoelectric Coolers with Extreme Heat Flux Handling and Microsecond Time Response, *ACS Applied Materials & Interfaces*, 13 (2021) 1773-1782.
- [18] L. Wang, T. Chu, S. Yuan, P. Zou, W. Zhai, X. Zheng, M. Xia, Advances and future perspectives in thermoelectric cooling technology, *Energy Conversion and Management*, 332 (2025) 119621.
- [19] W.-Y. Chen, X.-L. Shi, J. Zou, Z.-G. Chen, Thermoelectric coolers for on-chip thermal management: Materials, design, and optimization, *Materials Science and Engineering: R: Reports*, 151 (2022) 100700.

- [20] D. Zhao, G. Tan, A review of thermoelectric cooling: Materials, modeling and applications, *Applied Thermal Engineering*, 66 (2014) 15-24.
- [21] Z. Liu, S. Zhang, Z. Wu, E. Mu, H. Wei, Y. Liu, H. Shi, Z. Hu, High-performance integrated chip-level thermoelectric device for power generation and microflow detection, *Nano Energy*, 114 (2023) 108611.
- [22] R. Venkatasubramanian, E. Siivola, T. Colpitts, B. O'Quinn, Thin-film thermoelectric devices with high room-temperature figures of merit, *Nature*, 413 (2001) 597-602.
- [23] L.M. Goncalves, J.G. Rocha, C. Couto, P. Alpuim, J.H. Correia, On-chip array of thermoelectric Peltier microcoolers, *Sensors and Actuators A: Physical*, 145-146 (2008) 75-80.
- [24] K. Uda, Y. Seki, M. Saito, Y. Sonobe, Y.-C. Hsieh, H. Takahashi, I. Terasaki, T. Homma, Fabrication of  $\Pi$ -structured Bi-Te thermoelectric micro-device by electrodeposition, *Electrochimica Acta*, 153 (2015) 515-522.
- [25] G.J. Snyder, J.R. Lim, C.-K. Huang, J.-P. Fleurial, Thermoelectric microdevice fabricated by a MEMS-like electrochemical process, *Nature Materials*, 2 (2003) 528-531.
- [26] A.S. Dutt, K. Deng, G. Li, N.B. Pulumati, D.A.L. Ramos, V. Barati, J. Garcia, N. Perez, K. Nielsch, G. Schierning, H. Reith, Geometric Study of Polymer Embedded Micro Thermoelectric Cooler with Optimized Contact Resistance, *Advanced Electronic Materials*, 8 (2022) 2101042.
- [27] I.Y. Huang, J.-C. Lin, K.-D. She, M.-C. Li, J.-H. Chen, J.-S. Kuo, Development of low-cost micro-thermoelectric coolers utilizing MEMS technology, *Sensors and Actuators A: Physical*, 148 (2008) 176-185.
- [28] J. Garcia, D.A.L. Ramos, M. Mohn, H. Schlörb, N.P. Rodriguez, L. Akinsinde, K. Nielsch, G. Schierning, H. Reith, Fabrication and Modeling of Integrated Micro-Thermoelectric Cooler by Template-Assisted Electrochemical Deposition, *ECS Journal of Solid State Science and Technology*, 6 (2017) N3022-N3028.
- [29] G.J. Snyder, M. Soto, R. Alley, D. Koester, B. Conner, Hot spot cooling using embedded thermoelectric coolers, in: *Twenty-Second Annual IEEE Semiconductor Thermal Measurement And Management Symposium*, 2006, pp. 135-143.
- [30] S. Lal, D. Gautam, K.M. Razeeb, Fabrication of micro-thermoelectric devices for power generation and the thermal management of photonic devices, *Journal of Micromechanics and Microengineering*, 29 (2019) 065015.
- [31] M.-Y. Kim, T.-S. Oh, Thermoelectric Thin Film Device of Cross-Plane Configuration Processed by Electrodeposition and Flip-Chip Bonding, *MATERIALS TRANSACTIONS*, 53 (2012) 2160-2165.
- [32] H. Bottner, J. Nurnus, A. Gavrikov, G. Kuhner, M. Jagle, C. Kunzel, D. Eberhard, G. Plescher, A. Schubert, K.H. Schlereth, New thermoelectric components using microsystem technologies, *Journal of Microelectromechanical Systems*, 13 (2004) 414-420.
- [33] A. Tanwar, R. Kaur, N. Padmanathan, A. Foley, K.M. Razeeb, Development of Micro-Thermoelectric Generators for Powering Wearable Devices, *Applied Thermal Engineering*, 265 (2025) 125579.
- [34] R. Kaur, A. Tanwar, P. Gupta, N. Padmanathan, P.O. Brien, K.M. Razeeb, Design Optimization of Micro-Thermoelectric Cooler for Thermal Management using Finite Element Simulations, in: *2022 28th International Workshop on Thermal Investigations of ICs and Systems (THERMINIC)*, 2022, pp. 1-6.
- [35] N. Padmanathan, S. Lal, D. Gautam, K.M. Razeeb, Amorphous Framework in Electrodeposited CuBiTe Thermoelectric Thin Films with High Room-Temperature Performance, *ACS Applied Electronic Materials*, 3 (2021) 1794-1803.
- [36] A. Zhou, Q. Fu, W. Zhang, B. Yang, J. Li, P. Ziolkowski, E. Mueller, D. Xu, Enhancing the Thermoelectric Properties of the Electroplated Bi<sub>2</sub>Te<sub>3</sub> Films by Tuning the Pulse Off-to-on Ratio, *Electrochimica Acta*, 178 (2015) 217-224.
- [37] L. Deillon, A. Hessler-Wyser, T. Hessler, M. Rappaz, Solid-liquid interdiffusion (SLID) bonding in the Au-In system: experimental study and 1D modelling, *Journal of Micromechanics and Microengineering*, 25 (2015) 125016.
- [38] Y.-Y. Lin, H.-W. Gao, Z.-Z. Chen, J.-L. Xu, L. Yuan, J.-W. Zuo, Y.-T. Xu, Y.-D. Guo, B.-S. Wang, J. Xu, Y. Bo, Q.-J. Peng, Z.-Y. Xu, Void-free bonding for a large slab laser crystal, *Appl. Opt.*, 59 (2020) 459-462.

- [39] M.-J. Huang, P.-K. Chou, M.-C. Lin, Thermal and thermal stress analysis of a thin-film thermoelectric cooler under the influence of the Thomson effect, *Sensors and Actuators A: Physical*, 126 (2006) 122-128.
- [40] R.A. Kishore, A. Nozariasbmarz, B. Poudel, M. Sanghadasa, S. Priya, Ultra-high performance wearable thermoelectric coolers with less materials, *Nature Communications*, 10 (2019) 1765.
- [41] T. Gong, L. Gao, Y. Wu, L. Zhang, S. Yin, J. Li, T. Ming, Numerical simulation on a compact thermoelectric cooler for the optimized design, *Applied Thermal Engineering*, 146 (2019) 815-825.
- [42] G. Li, J. Garcia Fernandez, D.A. Lara Ramos, V. Barati, N. Pérez, I. Soldatov, H. Reith, G. Schierning, K. Nielsch, Integrated microthermoelectric coolers with rapid response time and high device reliability, *Nature Electronics*, 1 (2018) 555-561.
- [43] L.W.d. Silva, M. Kaviani, Fabrication and measured performance of a first-generation microthermoelectric cooler, *Journal of Microelectromechanical Systems*, 14 (2005) 1110-1117.
- [44] I.Y. Huang, M.J. Li, K.M. Chen, G.Y. Zeng, K.D. She, Design and Fabrication of a Column-type Microthermoelectric Cooler with Bismuth Telluride and Antimony Telluride Pillars by Using Electroplating and MEMS Technology, in: 2007 2nd IEEE International Conference on Nano/Micro Engineered and Molecular Systems, 2007, pp. 749-752.
- [45] T. Ming, S. Chen, Y. Yan, T. Gong, J. Wan, Y. Wu, The simulated cooling performance of a thin-film thermoelectric cooler with coupled-thermoelements connected in parallel, *Heliyon*, 8 (2022) e10025.
- [46] Y. Su, J. Lu, B. Huang, Free-standing planar thin-film thermoelectric microrefrigerators and the effects of thermal and electrical contact resistances, *International Journal of Heat and Mass Transfer*, 117 (2018) 436-446.
- [47] Z. Ouyang, D. Li, Modelling of segmented high-performance thermoelectric generators with effects of thermal radiation, electrical and thermal contact resistances, *Scientific Reports*, 6 (2016) 24123.
- [48] M. Tan, W.-D. Liu, X.-L. Shi, Q. Sun, Z.-G. Chen, Minimization of the electrical contact resistance in thin-film thermoelectric device, *Applied Physics Reviews*, 10 (2023).
- [49] R.P. Gupta, K. Xiong, J.B. White, K. Cho, H.N. Alshareef, B.E. Gnade, Low Resistance Ohmic Contacts to Bi<sub>2</sub>Te<sub>3</sub> Using Ni and Co Metallization, *Journal of The Electrochemical Society*, 157 (2010) H666.
- [50] H. Lee, Y.S. Eom, H.C. Bae, K.S. Choi, J.H. Lee, Development of low contact resistance interconnection for display applications, in: Proceedings of the 5th Electronics System-integration Technology Conference (ESTC), 2014, pp. 1-5.
- [51] C. Lei, K.S. Ryder, E. Koukharenko, M. Burton, I.S. Nandhakumar, Electrochemical deposition of bismuth telluride thick layers onto nickel, *Electrochemistry Communications*, 66 (2016) 1-4.
- [52] N.H. Trung, K. Sakamoto, N.V. Toan, T. Ono, Synthesis and Evaluation of Thick Films of Electrochemically Deposited Bi<sub>2</sub>Te<sub>3</sub> and Sb<sub>2</sub>Te<sub>3</sub> Thermoelectric Materials, *Materials*, 10 (2017) 154.
- [53] I.-J. Yoo, Y. Song, D. Chan Lim, N.V. Myung, K.H. Lee, M. Oh, D. Lee, Y.D. Kim, S. Kim, Y.-H. Choa, J.Y. Lee, K.H. Lee, J.-H. Lim, Thermoelectric characteristics of Sb<sub>2</sub>Te<sub>3</sub> thin films formed via surfactant-assisted electrodeposition, *Journal of Materials Chemistry A*, 1 (2013) 5430-5435.
- [54] O. Caballero-Calero, D.-A. Borca-Tasciuc, R. Martínez-Moro, A. Gorog, M. Mohner, T. Borca-Tasciuc, M. Martín-González, Improvement of Seebeck coefficient in as-grown Bi<sub>2</sub>Te<sub>3</sub>-ySey electrodeposited films by the addition of additives and bath optimization, *Electrochimica Acta*, 269 (2018) 490-498.